

Fig. 1




Fig. 2




Fig. 3






Fig. 4

## Register Memory Map

Register	Target Set A Values	Target Set B Values
Reg X	Reg X <sub>A</sub> Definitive	Reg X <sub>B</sub> Speculative
Reg Y	Reg Y <sub>A</sub> Definitive	Reg Y <sub>B</sub> Speculative

Fig. 5

## Register Memory Map

Register	Target Set A Values	Target Set B Values
Reg X	Reg X <sub>A</sub> Definitive	Reg X <sub>B</sub> Speculative
Reg Y	Reg Y <sub>A</sub> Speculative	Reg Y <sub>B</sub> Definitive

Fig. 6